

CS 315.02 Components and Sequential Logic

Lab 04 Solutions

Project 05

a_1	a_0	b_1	b_0	r_1	r_0	r_i
0	0	0	0	0	0	1
0	0	0	1	0	1	1
0	0	1	0	1	0	0
0	0	1	1	1	1	0
0	1	0	0	0	1	1
0	1	0	1	0	1	1
0	1	1	0	1	0	0
0	1	1	1	1	1	0
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	1	0	0
1	0	1	1	1	1	0
1	1	0	0	1	1	0
1	1	0	1	1	1	0
1	1	1	0	1	1	0
1	1	1	1	1	1	0

$$r_i = (\bar{a}_1 \cdot \bar{a}_0 \cdot \bar{b}_1 \cdot \bar{b}_0) + (\bar{a}_1 \cdot \bar{a}_0 \cdot \bar{b}_1 \cdot b_0) + (\bar{a}_1 \cdot a_0 \cdot \bar{b}_1 \cdot \bar{b}_0) + (\bar{a}_1 \cdot a_0 \cdot \bar{b}_1 \cdot b_0)$$

$$r_i = \bar{r}_i$$



Project 05

Combinational Logic


Comparator is $a == b$?

1 bit comparator

a	b	eq	or	xor	xnor
0	0	1	0	0	1
0	1	0	1	1	0
1	0	0	1	1	0
1	1	1	1	0	1




2 bit Comparator






N bit comparator

8 bit




Multiplexor (MUX)

1 bit 2 input MUX



ALU
64 bit




1 bit 2 input MUX

a	b	s	r
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


Sum-of-products

$$r = (\quad) + (\quad) + \dots$$


Direct implementation




1 bit 4 input MUX






1 bit 4 input MUX



2 bit 2 input MUX






Sequential Logic



How do we store a 1 bit value?

SR Latch set / reset





time

	R	S	Q	\bar{Q}
↓	1	0	0	1
	0	0	0	1
	0	1	1	0
	0	0	1	0
	1	1	X	X

undefined